



Tsinghua University



Ultra-Fast Bloom Filters using SIMD Techniques

Jianyuan Lu*, Ying Wan*, Yang Li*, Chuwen Zhang*, Huichen Dai*, Yi Wang[†], Gong Zhang[†], Bin Liu*

* Tsinghua University, China [†]Huawei Future Network Theory Lab, Hong Kong

Outline

- **1.** Background and Motivation
- **2.** Our Solutions
- **3.** Simulation Results
- 4. Conclusions

What is Bloom Filter?

- A Bloom filter encodes a large set S = {x₁, x₂, ... x_n} to a small bit array.
 - space-efficient randomized data structure
- A Bloom filter is used to check whether an element y belongs to the set S or not.



Bloom Filter's Applications

- Due to simplicity and efficiency, Bloom filters (and their variants) have been applied in a wide range of network applications.
 - Routing table lookup
 - Packet classification
 - Per-flow measurement
 - Deep packet inspection
 - etc.

The Challenges

- Fast Network Link Speed
 - The 40GE and 100GE ports for routers' line-cards have already been commercialized and deployed
 - Cisco CRS-X and Huawei NE9000 both support 400 Gbps linecards
- Leaving a very limited processing delay
 - 10GE port needs to achieve 15Mpps throughput
 - Processing a packet within 300 clock cycles with the state-ofthe-art 4GHz CPU
- The Bloom filters need to keep pace

The Challenges

- Bloom filters become the performance bottleneck
- For example, one membership query needs at least
 552 clock cycles using a common configurations below.
 - k=10 hash functions
 - Key length for hash function input is 8 bytes
 - All hash functions employ CRC32
- Recall that every 300 clock cycles, a 10GE port has to process a packet.

Idea

- Speedup the Bloom filter query using SIMD techniques
 - SIMD instructions can operate multiple operands in parallel, compared to traditional SISD instructions.
 - SIMD instructions are widely supported by general CPUs and embedded CPUs. Take Intel CPU as an example. It supports MMX, SSE, AVX, FMA, KNC, SVML etc, SIMD instruction sets



Solutions

- We propose Ultra-Fast Bloom Filters (UFBF), a parallel Bloom filter framework accelerated by SIMD.
- The UFBF has three optimizations
 - Parallel hash computation
 - Parallel bit-test process
 - Improving cache efficiency

Parallel Hash Computation

- Traditional hash computation
 - 1 initial seed encounters a sequence of arithmetic and logic operations, producing 1 hash value.
 - Using SISD instructions 🛛 seed 🖓 👝 💥 🐥
- Parallel hash computation
 - k initial seed encounters a same sequence of arithmetic and logic operations, producing k hash values.
 - Using SIMD instructions



value

Parallel Hash Computation



- Traditional Bloom filters employ sequential bit-test
 - $B[h_1(y)]$, $B[h_2(y)]$, ..., $B[h_k(y)]$
- How to achieve parallel bit-test?





- Bit array is composed of r blocks
 - The blocks have the same size, smaller than or equal to the cache-line size.
- Each block is composed of k words
 - word means the bit width of traditional register, e.g., 32-bit or 64-bit
 - The k neighboring words bring in parallelism for membership



How to insert an element e ?

- First, use one hash function selects a block from bit array
- Then, use k hash functions select one bit in each word and set
- That is to say, element e is encoded into k words in one randomly selected block.



Improving Cache Efficiency

Theorem 1

 Suppose the cache-line size is L. If the block size satisfies b|L and the bit array is L-aligned, at most one cache miss would occur in one membership check.

Corollary 1.

Suppose the cache-line size L is a power of 2. Then we can conclude that if b|L, b is a power of 2, and the bit array is L-aligned, at most one cache miss would occur in one membership check.

Corollary 2

Suppose w is a power of 2. Then we can conclude that if $k = \frac{b}{w} \le \frac{L}{w}$ is a power of 2, and the bit array is *L*-aligned, at most one cache miss would occur in one membership check.

- Experiment Setup
 - Intel i7-4790 CPU, L1 cache (L1 D-Cache is 32 KBytes, L1 I-Cache is 32 KBytes), L2 cache (256 KBytes), L3 Cache (8 MBytes)
 - AVX, AVX2 SIMD instruction sets
 - Real-world Internet traces, obtained from CAIDA



- When the hash function number k varies, the membership check speed comparison of four Bloom filter variants.
 - UFBF is fastest over other Bloom filter variants.
 - In negative check and positive check, the membership check speed of UFBF is the same.
 - The small jitter of UFBF results from different cache efficiency when k varies, better cache efficiency when k is a power of 2.



- When Bloom filter size m varies, the membership check speed comparison of four Bloom filter variants.
 - Three level CPU caches(L1, L2, L3) are marked out.
 - We conclude that, whether the Bloom filter size m is larger than, or smaller than, the CPU cache size, the membership check speed of UFBF is the fastest.



Conclusions

- We propose Ultra-Fast Bloom Filter(UFBF) which employs
 SIMD parallel techniques to accelerate membership check
- The UFBF has three optimizations over standard Bloom filter
 - Parallel hash computation
 - Parallel bit-test process
 - Improving cache efficiency
- Simulation studies show that, due to parallel computing and higher cache efficiency, UFBF improves the membership check speed 2~3 times over state-of-the-art Bloom filter variants



Thank You!

Backup problem 1

- What's the change of false positive rate of the UFBF
- Answer
 - The UFBF has a little higher false positive probability than standard Bloom filter, it has been formally analyzed in the paper. Actually, the UFBF sacrifices the false positive rate a little for vast lookup performance improvement.

Backup problem 2

- How do you realize the parallel algorithms using SIMD instructions? Using compile languages or C programming language?
- Answer
 - The intel has a guide to call their SIMD instructions using C/C++ programming language. In our algorithm, most of the SIMD instructions are called by C programming language, however, there are a few sentences are called by compile language, because intel dose not provide the corresponding interface for C programming language.
 - We can share the code of our algorithm after the IWQoS conference if someone has interests.