



清華大學

Tsinghua University



HUAWEI

Ultra-Fast Bloom Filters using SIMD Techniques

Jianyuan Lu*, Ying Wan*, Yang Li*, Chuwen Zhang*,
Huichen Dai*, Yi Wang[†], Gong Zhang[†], Bin Liu*

* Tsinghua University, China


[†]Huawei Future Network Theory Lab, Hong Kong

Outline

- 1. Background and Motivation**
- 2. Our Solutions**
- 3. Simulation Results**
- 4. Conclusions**

What is Bloom Filter?

- A Bloom filter encodes a large set $S = \{x_1, x_2, \dots, x_n\}$ to a small bit array.
 - space-efficient randomized data structure
- A Bloom filter is used to check whether an element y belongs to the set S or not.



Bloom Filter's Applications

- Due to simplicity and efficiency, Bloom filters (and their variants) have been applied in a wide range of network applications.
 - Routing table lookup
 - Packet classification
 - Per-flow measurement
 - Deep packet inspection
 - etc.

The Challenges


- Fast Network Link Speed
 - The 40GE and 100GE ports for routers' line-cards have already been commercialized and deployed
 - Cisco CRS-X and Huawei NE9000 both support 400 Gbps linecards
- Leaving a very limited processing delay
 - 10GE port needs to achieve 15Mpps throughput
 - Processing a packet within 300 clock cycles with the state-of-the-art 4GHz CPU
- The Bloom filters need to keep pace

The Challenges

- Bloom filters become the **performance bottleneck**
- For example, one membership query needs at least **552 clock cycles** using a common configurations below.
 - k=10 hash functions
 - Key length for hash function input is 8 bytes
 - All hash functions employ CRC32
- Recall that every **300 clock cycles**, a 10GE port has to process a packet.

Idea

- Speedup the Bloom filter query using SIMD techniques
 - SIMD instructions can operate multiple operands in parallel, compared to traditional SISD instructions.
 - SIMD instructions are widely supported by general CPUs and embedded CPUs. Take Intel CPU as an example. It supports MMX, SSE, AVX, FMA, KNC, SVML etc, SIMD instruction sets




Solutions

- We propose Ultra-Fast Bloom Filters (UFBF), a parallel Bloom filter framework accelerated by SIMD.
- The UFBF has three optimizations
 - Parallel hash computation
 - Parallel bit-test process
 - Improving cache efficiency

Parallel Hash Computation


- Traditional hash computation

- 1 initial seed encounters a sequence of arithmetic and logic operations, producing 1 hash value.
- Using SISD instructions



- Parallel hash computation

- k initial seed encounters a same sequence of arithmetic and logic operations, producing k hash values.
- Using SIMD instructions



Parallel Hash Computation

Algorithm 1: The hash computation algorithm in UFBF

Initialization	1 $seeds[p] \leftarrow [seed_1, seed_2, \dots, seed_p]$
	2 $hashVals[p] \leftarrow [0, 0, \dots, 0]$
Load k seeds to an SIMD register	3 $vr_seeds \leftarrow v_load(seeds)$
	/* load the p seeds to an SIMD register */
Implementing the rewrite parallel hash algorithm	4 $vr_val \leftarrow v_hashFunc(vr_seeds)$
	/* implement the SIMD hash function which takes p seeds and compute in parallel */
Store the k hash values to memory	5 $hashVals \leftarrow v_store(vr_val)$
	/* store the p hash values to memory */

Algorithm 2: The main change from a traditional hash function to its SIMD-version

Rewrite rules:	1 $val \leftarrow val \text{ OP } a$
	/* OP is a general arithmetic operation, val stores the intermediate hash value */
	$\Downarrow$
1. broadcast the data, $v_broadcast$	1 $vr_a \leftarrow v_broadcast(a)$
	/* $v_broadcast$ copy p copies of a to vr_a */
2. Run the corresponding SIMD instruction, v_OP	2 $vr_val \leftarrow v_OP(vr_val, vr_a)$
	/* v_OP is the SIMD-version of OP, vr_val stores the intermediate p hash values */

Parallel Bit-test Process


- Traditional Bloom filters employ **sequential bit-test**

- $B[h_1(y)], B[h_2(y)], \dots, B[h_k(y)]$


- How to achieve **parallel bit-test**?


- $B[h_1(y)]$
 - $B[h_2(y)]$
 - ...
 - $B[h_k(y)]$

Parallel Bit-test Process



- Bit array is composed of r blocks
 - The blocks have the same size, smaller than or equal to the cache-line size.
- Each block is composed of k words
 - word means the bit width of traditional register, e.g., 32-bit or 64-bit
 - The k neighboring words bring in parallelism for membership

Parallel Bit-test Process



- How to insert an element e ?
 - First, use one hash function selects a block from bit array
 - Then, use k hash functions select one bit in each word and set
 - That is to say, element e is encoded into k words in one randomly selected block.

Parallel Bit-test Process

Algorithm 3: The membership check algorithm in UFBF

	1	Function <i>membershipCheck(element e)</i>
Use the parallel hash computation algorithm to compute the hash values	2	<i>loc</i> $\leftarrow$ compute the block index of <i>e</i>
	3	<i>vr_val</i> $\leftarrow$ compute <i>k</i> hash values using Algorithm 1
Use SIMD instructions to parallel shift bits	4	<i>vr_a</i> $\leftarrow$ v_broadcast(1)
	5	<i>vr_a</i> $\leftarrow$ v_shiftLeft(<i>vr_a</i> , <i>vr_val</i>) /* v_shiftLeft shifts <i>k</i> words in <i>vr_a</i> left in parallel by the amount specified by <i>vr_val</i> */
Use SIMD instructions to parallel test bits	6	<i>vr_b</i> $\leftarrow$ v_load(&block[<i>loc</i>])
	7	<i>vr_b</i> $\leftarrow$ v_not(<i>vr_b</i>) /* v_not is bitwise NOT operation */
	8	v_test(<i>vr_a</i> , <i>vr_b</i>) /* v_test is bitwise AND operation */
Return positive or negative according to the test result	9	if <i>zero-flag is set</i> then
	10	return <i>positive</i>
	11	end
	12	return <i>negative</i>
	13	end

Improving Cache Efficiency

- Theorem 1

- Suppose the cache-line size is L . If the block size satisfies $b|L$ and the bit array is L -aligned, at most one cache miss would occur in one membership check.

- Corollary 1.

- Suppose the cache-line size L is a power of 2. Then we can conclude that if $b|L$, b is a power of 2, and the bit array is L -aligned, at most one cache miss would occur in one membership check.



- Corollary 2

- Suppose w is a power of 2. Then we can conclude that if $k = \frac{b}{w} \leq \frac{L}{w}$ is a power of 2, and the bit array is L -aligned, at most one cache miss would occur in one membership check.

Simulation Results


- Experiment Setup
 - Intel i7-4790 CPU, L1 cache (L1 D-Cache is 32 KBytes, L1 I-Cache is 32 KBytes), L2 cache (256 KBytes), L3 Cache (8 MBytes)
 - AVX, AVX2 SIMD instruction sets
 - Real-world Internet traces, obtained from CAIDA

Simulation Results




Simulation Results

- When the hash function number k varies, the membership check speed comparison of four Bloom filter variants.
 - UFBF is fastest over other Bloom filter variants.
 - In negative check and positive check, the membership check speed of UFBF is the same.
 - The small jitter of UFBF results from different cache efficiency when k varies, better cache efficiency when k is a power of 2.




(a) negative check




(b) positive check

Simulation Results

- When Bloom filter size m varies, the membership check speed comparison of four Bloom filter variants.
 - Three level CPU caches(L1, L2, L3) are marked out.
 - We conclude that, whether the Bloom filter size m is larger than, or smaller than, the CPU cache size, the membership check speed of UFBF is the fastest.



(a) negative check



(b) positive check

Conclusions

- We propose Ultra-Fast Bloom Filter(UFBF) which employs **SIMD parallel techniques** to accelerate membership check
- The UFBF has three optimizations over standard Bloom filter
 - **Parallel hash computation**
 - **Parallel bit-test process**
 - **Improving cache efficiency**
- Simulation studies show that, due to parallel computing and higher cache efficiency, UFBF **improves** the membership check speed **2~3 times** over **state-of-the-art Bloom filter variants**

Q&A

Thank You!

Backup problem 1

- What's the change of false positive rate of the UFBF
- Answer
 - The UFBF has a little higher false positive probability than standard Bloom filter, it has been formally analyzed in the paper. Actually, the UFBF sacrifices the false positive rate a little for vast lookup performance improvement.

Backup problem 2

- How do you realize the parallel algorithms using SIMD instructions? Using compile languages or C programming language?
- Answer
 - The intel has a guide to call their SIMD instructions using C/C++ programming language. In our algorithm, most of the SIMD instructions are called by C programming language, however, there are a few sentences are called by compile language, because intel dose not provide the corresponding interface for C programming language.
 - We can share the code of our algorithm after the IWQoS conference if someone has interests.